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Ge metal-oxide-semiconductor (MOS) capacitor with HfLaON/(NbON/Si) stacked gate dielectric
and fluorine-plasma treatment is fabricated, and its interfacial and electrical properties are compared
with its counterparts without the Si passivation layer or the fluorine-plasma treatment. The experi-
mental results show that the HfLaON/(NbON/Si) Ge MOS device treated by fluorine plasma exhibits
excellent performance: low interface-state density (4.3 1011 cm2 eV1), small flatband voltage
(0.22V), good capacitance-voltage behavior, small frequency dispersion and low gate leakage cur-
rent (4.18 105A/cm2 at Vg¼Vfbþ 1V). These should be attributed to the suppressed growth of
unstable Ge oxides on the Ge surface during gate-dielectric annealing by the NbON/Si dual interlayer
and fluorine incorporation, thus reducing the defective states at/near the NbSiON/Ge interface and
improving the electrical properties of the device. Published by AIP Publishing.
[http://dx.doi.org/10.1063/1.4967186]
Ge-based MOSFET with high-k (dielectric constant)
gate dielectric is one of the attractive approaches that has
been widely studied due to its higher electron and hole mobi-
lities than its Si counterpart1,2 and easier integration of Ge
on Si than III–V semiconductors on Si. However, the devel-
opment of Ge MOSFET has been hampered due to the
absence of a good thermally-grown oxide on the Ge sub-
strate. In order to overcome the drawback of the unstable
and volatile Ge native oxide, a high-quality interface
between high-k dielectric and Ge is needed to establish the
Ge metal-oxide-semiconductor (MOS) technology.3 So, dif-
ferent surface passivation layers such as GeO2,
4–6 GeON,7
Al2O3,
8 AlON,9 and Ga2O3(Gd2O3)
10 have been investi-
gated, by means of which the interface properties between
the high-k dielectric and Ge substrate got improved by dif-
ferent extents. In addition, excellent electrical properties at
the insulator/Ge interface could be achieved by thermal oxi-
dation.11,12 However, the unstable GeOx at the Ge surface
could not be sufficiently suppressed during the high-k depo-
sition. So, it is necessary to employ a new method to sup-
press the GeOx. Several monolayers of Si were deposited on
a cleaned Ge substrate using remote plasma chemical vapor
deposition (RP-CVD),13,14 resulting in an improved gate-
stack quality with an interface-state density (Dit) of
5 1011 cm2 eV1. Moreover, an RF-sputtered Si passiv-
ating layer has been demonstrated to provide excellent inter-
face quality with GaAs15,16 because the Si passivation layer
could prevent the oxygen in high-k dielectric from diffusing
to the GaAs substrate by consuming the oxygen. Based on
the same mechanism, it is likely to obtain good high-k/Ge
interface quality by depositing an Si passivation layer on the
Ge substrate. However, depositing the Si passivation layer
on Ge should meet the strict criteria.17,18 To readily satisfy
the requirements, a good way is to deposit another interlayer
on the Si passivation layer to consume Si through chemical
interaction. NbON can be considered as a good candidate
because it is easy to form Nb-Si bonds and simultaneously
NbON is an oxidation-resistant material to prevent the oxy-
gen diffusion.19,20 So, a Ge MOS device with NbON/Si as
dual passivation interlayer and HfLaON21 as high-k gate
dielectric is proposed. Besides, fluorine incorporation was
reported to be capable of passivating the oxygen vacancies
in high-k materials,22,23 the Ge MOS capacitor is also treated
in a fluorine plasma, and its interfacial and electrical charac-
teristics are compared with those of the samples without the
Si passivation layer or fluorine-plasma treatment.
The Ge MOS capacitors were fabricated on n-type (100)
Ge wafers with a resistivity of 0.02–0.10 X cm. The wafers
were cleaned using ethanol, acetone and trichloroethylene,
followed by dipping in diluted HF (1:50) for 30 s, and then
rinsed in deionized water for several times to remove the
native oxide. After N2 drying, the wafers were immediately
transferred to the vacuum chamber of a Denton Vacuum
Discovery Deposition System. A thin Si film (1 nm) was
deposited by sputtering Si target at room temperature in an
Ar ambient, and then a thin NbN film (2 nm) was deposited
by sputtering Nb target at room temperature in an Ar/
N2¼ 24/12 ambient, followed by the deposition of HfLaN
gate dielectric (5 nm) by sputtering an HfLa target in Ar/
N2¼ 24/12. Next, a sample received a fluorine-plasma treat-
ment in an ambient of CHF3/O2¼ 10/1 for 5min. For com-
parison, a sample with only NbON as interlayer and a
control sample without both the Si and NbON interlayers
(i.e., HfLaON was directly deposited on Ge) were prepared.
So, the samples can be divided into four groups: the sample
with NbON/Si dual passivation layer plus fluorine-plasma
treatment (denoted as NbSiONþ F), the sample with NbON/
Si dual passivation layer but no fluorine-plasma treatmenta)Electronic addresses: liulu@hust.edu.cn and wm.tang@polyu.edu.hk
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(denoted as NbSiON), the sample with only NbON interlayer
(denoted as NbON) and the control sample without any pas-
sivation layer. Subsequently, post-deposition annealing (PDA)
was carried out at 500 C for 300 s in N2 (500 sccm)þO2 (50
sccm) to transform NbN/Si to NbSiON as passivation layer
and HfLaN to HfLaON as gate dielectric. Finally, Al was ther-
mally evaporated and patterned as gate electrode with an
area of 7.85 105 cm2, followed by a forming-gas (95%
N2þ 5% H2) annealing at 300 C for 20min.
High-frequency (HF) capacitance-voltage (C-V) and gate
leakage current-voltage (JgVg) measurements were per-
formed using HP4284A precision LCR meter and HP4156A
semiconductor parameter analyzer, respectively. Physical
thickness of the gate dielectrics was determined by the spec-
troscopic ellipsometry.
The TEM images of the NbSiONþF and NbSiON sam-
ples are shown in Fig. 1. As can be seen from Fig. 1(a), an
NbSiON interlayer (2.1 nm) is formed between the Ge sub-
strate and HfLaON gate dielectric (4.9 nm) with a clear
NbSiON/Ge interface and a 7.0-nm total physical thickness
for the stacked gate dielectric. However, for the NbSiON
sample in Fig. 1(b), a thicker NbSiON interlayer (2.3 nm) is
formed, and also the NbSiON/Ge interface is not too sharp.
These indicate that the NbSiONþF sample has better inter-
face quality than the NbSiON sample.
Fig. 2(a) shows the typical HF C-V curves of the four
samples. Obviously, the control sample has a much smaller
accumulation capacitance than the NbSiONþF, NbSiON
and NbON samples, implying that a low-k GeOx interlayer
exists in the former but is greatly suppressed in the latter due
to the blocking role of the NbSiON or NbON interlayer
against the in-diffusion of oxygen and out-diffusion of ger-
manium, as mentioned above. As a result, a stretch out of the
C-V curve as well as a small kink in the depletion region is
observed for the NbON and control samples in Fig. 2(a),
implying a high interface-state density. However, for the
NbSiONþF and NbSiON samples, the C-V curve has no
distortion occurrence and a large slope from depletion to
accumulation, indicating a high-quality NbSiON/Ge inter-
face. Moreover, in Fig. 2(a), a much smaller C-V hysteresis
for the NbSiONþF sample (10mV) and NbSiON sample
(32mV) than the NbON sample (105mV) and control sam-
ple (235mV) means less slow states or deep-level traps in
the former two samples (especially the NbSiONþF sample).
The flatband voltage (Vfb) of the samples is determined from
their flatband capacitance,24 and equivalent oxide-charge
density (Qox) is calculated as -Cox(Vfb  ums)/q, with ums as
the work-function difference between Al and Ge, and Cox as
the accumulation capacitance per unit area. The interface-
state density near midgap (Dit) is estimated from the 1-MHz
C-V curve using the Terman’s method25 for the purpose of
comparison (Fig. 2(b)). Obviously, the NbSiONþF and
NbSiON samples have smaller Vfb and Dit than the NbON
and control samples, with the smallest for the NbSiONþ F
sample (Vfb¼ 0.22V and Dit¼ 4.3 1011 eV1 cm2). This
should be attributed to the fact that the Si interlayer can pas-
sivate dangling bonds and absorb the oxygen (forming Si-O
bond) diffusing toward the Ge surface, and the F incorpo-
rated in the HfLaON/NbSiON stack dielectric by the F
plasma treatment can effectively occupy the oxygen vacan-
cies in the NbSiON passivation layer and passivate the traps
at/near the interface,23,26 resulting in a reduction of defect
traps in the oxide bulk and at/near the NbSiON/Ge interface.
This is further supported by the small frequency dispersion
of their C-V curves and small distortion in the depletion
region of the 50-kHz C-V curve for the NbSiONþF sample,
as shown in Fig. 3. The frequency dispersion in the accumu-
lation region should be attributed to border traps with much
larger trapping time constant than the interface traps,27,28
which leads to a slower electrical response for the former
than the latter and thus substantial frequency dispersion of
the capacitance in accumulation.29,30
The capacitance equivalent thickness (CET) of the gate
dielectric is extracted as CET¼ k0kSiO2/Cox, where k0 is the
vacuum permittivity, kSiO2 is the relative permittivity of
SiO2 and Cox is the measured accumulation capacitance per
unit area. Also, the equivalent k value of the gate dielectric
is calculated as k  kSiO2Tox/CET, as also listed in Table I.
Obviously, the NbSiONþF sample has the smallest CET
(0.98 nm) and largest k value (27.8) due to the fluorine-
enhanced suppression of the low-k GeOx growth, as men-
tioned above. In addition, the smallest Qox is obtained for
the NbSiONþF sample, followed by the NbSiON sample,
indicating the effective blocking capability of both the
FIG. 1. The cross-sectional TEM images of (a) NbSiONþF sample and (b)
NbSiON sample.
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NbSiON interlayer and incorporated fluorine against the
inter-diffusion of elements.31
In Fig. 4, the NbSiONþ F sample has the lowest gate-
leakage current among the four samples (e.g., at Vg¼Vfb þ 1V,
Jg¼ 4.18105A/cm2, 1.69104A/cm2, 8.64104A/cm2,
and 4.49103 A/cm2 for the NbSiONþF, NbSiON,
NbON, and control samples, respectively), which is closely
related to its smallest Dit and Qox due to the absence of the
unstable GeOx interlayer and the suppressed intermixing
between the Ge substrate and high-k dielectric,32,33 greatly
weakening the trap-assisted tunneling effect of carriers.
Moreover, an effective stress field of 21 MV/cm [¼ (Vg
Vfb)/CET] is applied for 3600 s to examine the reliability
of the devices. Fig. 5 shows the JgVg properties of the
devices measured before and after the stressing. The
increase in gate leakage current for the four samples after the
stressing is due to the trap-assisted tunneling of electrons from
the substrate to the gate via newly-generated interface and
near-interface traps. Obviously, the NbSiONþ F sample has
the smallest post-stress leakage current increase, which can be
related to the less generation of interface and near-interface
traps during the stressing since F tends to segregate to the
HfLaON/NbSiON and the NbSiON/Ge interfaces to passivate
oxide traps and interface traps by forming stronger Hf-F and F-
Si bonds, thus leading to less unstable GeOx at/near the
NbSiON/Ge interface.34 These stronger bonds can improve the
FIG. 2. (a) High-frequency C-V curve
and (b) interface-state density (Dit) in
the bandgap.
FIG. 3. Frequency dispersion of C-V curves at room temperature: (a) NbSiONþF sample, (b) NbSiON sample, (c) NbON sample, and (d) control sample.
TABLE I. Electrical and physical parameters extracted from HF C-V curves
Sample NbSiONþF NbSiON NbON Control
Cox (lF/cm
2) 3.53 3.44 3.26 3.13
Vfb (V) 0.22 0.35 0.41 0.55
Dit (cm
2eV1) 4.3 1011 2.4 1012 8.9 1012 2.53 1013
Qox (cm
2) 4.45 1012 7.35 1012 8.15 1012 1.02 1013
Tox (nm) 7.0 7.3 7.4 5.9
CET (nm) 0.98 1.01 1.06 1.11
k 27.8 28.1 27.2 20.7
FIG. 4. Gate leakage current density vs. gate voltage (Jg-Vg) characteristics
of the four samples.
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hot-carrier immunity of the dielectric, resulting in less interface-
state generation and positive-charge trapping.35
To study the composition and chemical status of the
high-k dielectric and passivation interlayer and further ana-
lyze the effects of NbSiON on the chemical states of the
interface between HfLaON and Ge, the HfLaON film is
etched to a distance of 5 nm above the Ge surface using an
in-situ Arþ ion beam in the XPS chamber. Fig. 6(a) shows
the Si 2p XPS spectrum of the NbSiONþ F and NbSiON
samples. As compared to the NbSiON sample, the Si 2p
peak of the NbSiONþ F sample shifts by an energy of
1.45 eV, which should be contributed to the higher electro-
negativity of F (4.0) than that of O (3.5). Furthermore, Si-O,
Si-N and Si-Nb are found at 104.1 eV, 103.1 eV, and
100.7 eV, respectively,20,36 in Fig. 6(a), indicating that all Si
has been consumed and the NbSiON interfacial passivation
layer (IPL) has been formed, consistent with the TEM results
in Fig. 1. Similarly, the Nb 3d peak of the NbSiONþF sam-
ple also shifts to higher energy relative to that of the
NbSiON sample, as shown in Fig. 7(a); the Nb-O, Nb-N, and
Nb-Si are founded at 206.9 eV, 204.9 eV, and 203.1 eV,
respectively,19,37 from which the content of Nb-O bond for
the NbSiONþF and NbSiON samples is calculated to be
41.0% and 48.2%, respectively, based on the Nb-O/Nb3d
peak-area ratio. This implies that the fluorine incorporation
can block the oxygen diffusion in the dielectric layer towards
the substrate surface. Similarly, the content of Nb-Si bond
for the NbSiONþ F and NbSiON samples is extracted to be
37.2% and 34.5%, respectively, based on the Nb-Si/Nb3d
peak-area ratio, implying that the silicon passivation layer is
consumed during the subsequent deposition and PDA.
Furthermore, the obvious F 1s peak in the F 1s spectrum of
the NbSiONþF sample [Fig. 6(c)] indicates that fluorine is
indeed incorporated in both the gate dielectric and the pas-
sivation layers, resulting in an effective passivation on the
dangling bonds and oxide traps at/near the high-k/Ge inter-
face. This is why the NbSiONþF sample has the best inter-
facial and thus electrical properties, as shown in Table I.
To further analyze the Ge oxides or oxynitride at/near
the interface, the XPS spectrum of Ge 3d for the three sam-
ples is shown in Fig. 8. As can be seen, the Ge-O, Ge-N, Ge-
Ox, Ge 3d3/2, Ge3d5/2, and Ge-Si bonds are found at 32.4 eV,
32.0 eV, 30.6 eV, 29.8 eV, 29.3 eV, and 26.8 eV, respec-
tively,38–40 demonstrating that there exist GeO2, GeON, and
GeOx at or near the NbSiON/Ge interface. However, it is
worth noting that the content of GeOx is obviously lower for
the NbSiONþ F sample (1.4% from the GeOx/Ge3d peak-
area ratio) than the NbSiON sample (4.1%), and similarly,
the content of GeO2 is lower for the NbSiONþF sample
(1.1% from the GeO2/Ge3d peak-area ratio) than the
NbSiON sample (3.0%). On the contrary, the content of
GeON is higher for the NbSiONþF sample (2.2% from the
GeON/Ge3d peak-area ratio) than the NbSiON sample
(1.2%). These results indicate that fluorine incorporation can
further reduce the oxide traps and block the inter-diffusion
of elements near the interface, resulting in the best interface
quality and thus electrical properties, as shown for the
NbSiONþF sample above.
The effects of NbSiON passivation interlayer and
fluorine-plasma treatment on the interfacial and electrical
FIG. 5. Gate leakage current density of the samples before and after an
effective stress field of 21 MV/cm for 3600 s.
FIG. 6. Si 2p XPS spectrum in the
NbON/Si interlayer: (a) NbSiONþF
sample, (b) NbSiON sample, and (c) F
1s XPS spectrum of the NbSiONþF
sample.
FIG. 7. Nb 3d XPS spectrum in the NbON/Si interlayer. (a) NbSiONþF
sample and (b) NbSiON sample.
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properties of Ge MOS capacitor with HfLaON gate dielectric
are investigated. Measured results show that the Ge MOS
devices with NbSiON interlayer have less interface state and
oxide charges, which can be further reduced by fluorine incor-
poration. The XPS analysis indicates that the NbSiON passiv-
ation layer can effectively suppress the growth of unstable
native oxides at the Ge surface, and also fluorine incorpora-
tion can suppress the inter-diffusion of elements and reduce
the oxide traps at/near the high-k/Ge interface, thus giving
good electrical properties to the Ge MOS device. Therefore,
the NbSiON interlayer combined with the fluorine-plasma
treatment is a promising way for improving the interface qual-
ity and thus obtaining high-performance Ge MOS devices.
This work is financially supported by the National
Natural Science Foundation of China (Grant Nos. 61274112,
61176100, and 61404055), the University Development
Fund (Nanotechnology Research Institute, 00600009) of the
University of Hong Kong and the Hong Kong Polytechnic
University (Project No. 1-ZVB1).
1The International Technology Roadmap for Semiconductors.
2Y. Kamata, Mater. Today 11, 30 (2008).
3M. Caymax, M. Houssa, G. Pourtois, F. Bellenger, K. Martens, A.
Delabie, and S. Van Elshocht, Appl. Surf. Sci. 254, 6094 (2008).
4R. Xie, W. He, M. Yu, and C. Zhu, Appl. Phys. Lett. 93, 073504 (2008).
5I. Hideshima, T. Hosoi, T. Shimura, and H. Watanabe, Curr. Appl. Phys.
12, S75 (2012).
6R. Asahara, I. Hideshima, H. Oka, Y. Minoura, S. Ogawa, A. Yoshigoe, Y.
Teraoka, T. Hosoi, T. Shimura, and H. Watanabe, Appl. Phys. Lett. 106,
233503 (2015).
7C. O. Chui, F. Ito, and K. C. Saraswat, IEEE Electron Device Lett. 25, 613
(2004).
8J. J. H. Chen, N. A. Bojarczuk, Jr., H. Shang, M. Copel, J. B. Hannon, J.
Karasinski, E. Preisler, S. K. Banerjee, and S. Guha, IEEE Trans. Electron
Devices 51, 1441 (2004).
9F. Gao, S. J. Lee, J. S. Pan, L. J. Tang, and D. L. Kwong, Appl. Phys. Lett.
86, 113501 (2005).
10T.-W. Pi, M. L. Huang, W. C. Lee, L. K. Chu, T. D. Lin, T. H. Chiang,
Y. C. Wang, Y. D. Wu, M. Hong, and J. Kwo, Appl. Phys. Lett. 98,
062903 (2011).
11M. Ke, X. Yu, R. Zhang, J. Kang, C. Chang, M. Takenaka, and S. Takagi,
Microelectron. Eng. 147, 244 (2015).
12R. Zhang, N. Taoka, P. C. Huang, M. Takenaka, and S. Takagi, in
International Electron Devices Meeting (Technical Digest, 2011), p. 642.
13B. Kaczer, B. De Jaeger, G. Nicholas, K. Martens, R. Degraeve, M.
Houssa, G. Pourtois, F. Leys, M. Meuris, and G. Groeseneken,
Microelectron. Eng. 84, 2067 (2007).
14B. D. Jaeger, R. Bonzom, F. Leys, O. Richard, J. V. Steenbergen, G.
Winderickx, E. Van Moorhem, G. Raskin, F. Letertre, T. Billon, M.
Meuris, and M. Heyns, Microelectron. Eng. 80, 26 (2005).
15C. Marchiori, D. J. Webb, C. Rossel, M. Richter, M. Sousa, C. Gerl, R.
Germann, C. Andersson, and J. Fompeyrine, J. Appl. Phys. 106, 114112
(2009).
16P. S. Das and A. Biswas, Appl. Surf. Sci. 256, 6618 (2010).
17N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, M. F. Li, N. Balasubramanian,
A. Chin, and D. L. Kwong, Appl. Phys. Lett. 85, 4127 (2004).
18N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, A. Du, N. Balasubramanian,
M. F. Li, A. Chin, J. K. O. Sin, and D.-L. Kwong, IEEE Electron Device
Lett. 25, 631 (2004).
19J. J. Jeong and C. M. Lee, Appl. Surf. Sci. 214, 11 (2003).
20N. Nedfors, O. Tengstrand, A. Flink, P. Eklund, L. Hultman, and U.
Jansson, Thin Solid Films 545, 272 (2013).
21Q. X. Xu, G. B. Xu, W. W. Wang, D. P. Chen, S. L. Shi, Z. S. Han, and
T. C. Ye, Appl. Phys. Lett. 93, 252903 (2008).
22C. X. Li, C. H. Leung, P. T. Lai, and J. P. Xu, Solid-State Electron. 54,
675 (2010).
23K. Tse and J. Robertson, Appl. Phys. Lett. 89, 142914 (2006).
24J. P. Xu, P. T. Lai, C. X. Li, X. Zou, and C. L. Chan, IEEE Electron
Device Lett. 27, 439 (2006).
25L. M. Terman, Solid-State Electron. 5, 285 (1962).
26L. N. Liu, H. W. Choi, J. P. Xu, and P. T. Lai, Appl. Phys. Lett. 107,
213501 (2015).
27D. Lin, A. Alian, S. Gupta, B. Yang, E. Bury, S. Sioncke, R. Degraeve1,
M. L. Toledano, R. Krom, P. Favia, H. Bender, M. Caymax, K. C.
Saraswat, N. Collaert, and A. Thean, in International Electron Devices
Meeting (Technical Digest, 2002), p. 28.3.1.
28Y. Yuan, L. Wang, B. Yu, B. Shin, J. Ahn, P. C. McIntyre, P. M. Asbeck,
M. J. W. Rodwell, and Y. Taur, IEEE Electron Device Lett. 32, 485 (2011).
29K. Tang, R. Winter, L. Zhang, R. Droopad, M. Eizenberg, and P. C.
Mclntyre, Appl. Phys. Lett. 107, 202102 (2015).
30E. Simoen, D. H.-C. Lin, A. Alian, G. Brammertz, C. Merckling, J.
Mitard, and C. Claeys, IEEE Trans. Device Mater. Reliab. 13, 444
(2013).
31L. K. Chu, W. C. Lee, M. L. Huang, Y. H. Chang, L. T. Tung, C. C. Chang,
Y. J. Lee, J. Kwo, and M. Hong, J. Cryst. Growth 311, 2195 (2009).
32A. Dimoulas, D. P. Brunco, S. Ferrari, J. W. Seo, Y. Panayiotatos, A.
Sotiropoulos, T. Conard, M. Caymax, S. Spiga, M. Fanciulli, C. Dieker,
E. K. Evangelou, S. Galata, M. Houssa, and M. M. Heyns, Thin Solid
Films 515, 6337 (2007).
33D. P. Brunco, A. Dimoulas, N. Boukos, M. Houssa, T. Conard, K.
Martens, C. Zhao, F. Bellenger, M. Caymax, M. Meuris, and M. M.
Heyns, J. Appl. Phys. 102, 024104 (2007).
34J. P. Xu, X. F. Zhang, C. X. Li, C. L. Chan, and P. T. Lai, Appl. Phys. A
99, 177 (2010).
35K. Seo, R. Sreenivasan, P. C. Mcintyre, and K. C. Saraswat, IEEE
Electron Device Lett. 27, 821 (2006).
36R. O. Connor, S. McDonnell, G. Hughes, and K. E. Smith, Surf. Sci. 600,
532 (2006).
37K. S. Havey, J. S. Zabinski, and S. D. Walck, Thin Solid Films 303, 238 (1997).
38Q. Xie, S. Deng, M. Schaekers, D. Lin, M. Caymax, A. Delabie, X.-P. Qu,
Y.-L. Jiang, D. Deduytsche, and C. Detavernier, Semicond. Sci. Technol.
27, 074012 (2012).
39A. Molle, M. N. K. Bhuiyan, G. Tallarida, and M. Fanciulli, Appl. Phys.
Lett. 89, 083504 (2006).
40T. S. Ko, J. Shieh, M. C. Yang, T. C. Lu, H. C. Kuo, and S. C. Wang, Thin
Solid Films 516, 2934 (2008).
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